We report on a technique enabling electrical control of the contact silicidation process in silicon nanowire devices. Undoped silicon nanowires were contacted by pairs of nickel electrodes and each contact was selectively silicided by means of the Joule effect. By a realtime monitoring of the nanowire electrical resistance during the contact silicidation process we were able to fabricate nickel-silicide/silicon/nickel-silicide devices with controlled silicon channel length down to 8 nm.
We report on a technique enabling electrical control of the contact silicidation process in silicon nanowire devices. Undoped silicon nanowires were contacted by pairs of nickel electrodes and each contact was selectively silicided by means of the Joule effect. By a realtime monitoring of the nanowire electrical resistance during the contact silicidation process we were able to fabricate nickel-silicide/silicon/nickel-silicide devices with controlled silicon channel length down to 8 nm.
The performance and production costs of computer microprocessors have been improving over time according to an exponential trend commonly known as the Moore's law. This evolution has been possible through a progressive downward scaling in the size of silicon complementary metal-oxide-semiconductor (CMOS) transistors, the elementary building blocks of microprocessors. According to the International Technology Roadmap for Semiconductors the transistor gate length, which defines the device active channel, is expected to approach 20 nm in a matter of a few years 1 . Below such a length scale, however, a diffused concern exists that the conventional transistor paradigm may no longer provide a viable option. Multiple issues could contribute to this breakdown, such as an increasingly large gate leakage current or limited doping control (in short channel transistors, variations in the spatial distribution of doping impurities can give rise to large statistical variability in the performance of transistors or even degrade the on-off switching characteristic 2 ). On the other hand, the extreme miniaturization of silicon transistors may open the way to new operating principles relying on quantum mechanical effects associated with tunneling and size confinement. Along this line, a variety of novel device concepts have been proposed such as Schottky-barrier transistors 3 , band-to-band tunneling transistors 4 , resonant tunneling transistors 5 , and also single-electron transistors 6 relying on the Coulomb blockade effect, a phenomenon that has been found to survive up to room temperature in ultrasmall silicon devices 7 . The implementation and testing of these innovative device concepts require the characteristic device sizes, in particular the channel length, to be defined with nm-scale precision. In typical silicon transistors, fabricated by conventional top-down techniques, short-channel lengths are achieved by selective-area dopant implantation using the transistor gate electrode as a self-aligned mask. The fabrication of such devices, however, is rather cumbersome due to the large number of processing steps. An altera) Present adress: IMEP-LAHC, Grenoble-INP, MINATEC, 3 Parvis Louis Neel, B.P. 257, 38016 Grenoble, France, E-mail: massimo.mongillo@minatec.inpg.fr native route has recently become accessible thanks to the development of chemically synthesized Si nanowires (NWs). Such silicon NWs attract widespread interest in view of their use as building blocks for the bottomup assembly of a variety of devices with potential applications in low-cost electronics, biochemical sensors, and solar cells [8] [9] [10] . Owing to the relative simplicity and versatility of the bottom-up fabrication approach, Si NWs provide at the same time a practical test bench for new device concepts.
Following a groundbreaking work by Wu 11 , shortchannel transistors were recently fabricated 12-16 from individual Si NWs by taking advantage of the so-called silicidation process, a thermally-activated solid-state reaction where a metal M (where M = Ni, Pt, Co, etc.) diffuses into the silicon creating different metallic phases such as MSi, M 2 Si, MSi 2 , etc. Metal silicides are routinely used in conventional transistors in view of their ability to lower the contact resistance between the silicon channel and the metal source/drain leads, thereby reducing dissipation and on-off switching times 1 . It has been shown that upon thermal annealing a metal silicide can extend along the NW axis over micron-scale distances from a metal contact electrode. This has enabled the fabrication of NW transistors with channel lengths down to a few tens of nm 14, 16 (see also Refs 17,18 for a recent review). The Si NWs were individually contacted by pairs of metal electrodes with micron-scale separation and the channel length was set by the final distance between the silicide sections originating from the two contact electrodes.
In all of these works, the metal silicides were formed by conventional thermal annealing techniques, i.e. by heating the entire device substrate to temperatures ranging between 280 and 550
• C. This type of approach allows only a relatively poor control of the device channel length which can be affected by several factors such as the NW diameter 13 , the distance between the lithographicallydefined metal electrodes and the sensitivity of the silicide formation to the surface chemistry 19 . The variability in these parameters makes the realization of short-channel devices a low-yield statistical process requiring a postprocessing selection of the short-channel devices, usually done by electron-beam imaging. Alternatively, Lu showed that thermal annealing and high-resolution imaging could be simultaneously performed in a transmission electron microscope. This approach was shown to provide remarkably short and well-controlled Si sections between the two silicide phases. Since these heterostructures were realized in NWs with unconnected metal leads, however, no actual devices were in fact demonstrated in that work. In this Article we present a technique enabling the fabrication of well-controlled short-channel silicide/silicon/silicide tunnel devices from undoped Si NWs. The thermal energy required for the silicidation process is generated by the flow of an electrical current through the metal contact and the resulting Joule effect. The key feature of our technique lies in the fact that the protrusion of the metal silicide into the NW is controlled in real time by monitoring the device resistance during the silicidation process.
I. RESULTS AND DISCUSSION
We used undoped Si NWs with diameters in the 20−30 nm range and lenghts of several microns. The Si Nws were individually contacted by pairs of parallel Ni strips as shown in Fig.1(a) . The two Ni strips were positioned in such a way to have the contacted Si Nw crossing both of them around their mid-point as shown qualitatively in Fig.1(b) . This configuration was chosen in order to optimize the contact annealing process, since Joule heating induces a nonuniform temperature profile along the strip with a maximum at its mid-point as shown in Fig.1 
(b).
The two contacts were annealed one at a time. For the annealing of the left contact, two independently controlled voltages, V 1 and V 2 , were applied to the left strip as shown in Fig.1(a) . The difference V th between these voltages was used to induce the heating electrical current I th = V th /R strip along the strip, with R strip being the strip resistance (for simplicity we have neglected the series resistance of the wider connecting lines).
The average voltage between V 1 and V 2 was adjusted to define the electrostatic potential V N W ≈ (V 1 + V 2 )/2 at the contact between the left metal strip and the NW. Connecting one edge of the right metal strip to ground via an amperometer enabled the current I N W through the NW to be monitored in real time during the silicidation process. This current, induced by the applied voltage V N W , provided a measurable feedback parameter to control the silicidation. The same procedure was repeated for the annealing of the right contact after swapping the electrical connections to the nickel strips. The effect of the back gate voltage was found to be unimportant due to the poor capacitive coupling between the gate and the NW channel. Hence the back gate was kept at ground throughout all of the experiments discussed further below.
For a first feasibility test of the Joule-assisted silicidation technique, an initial set of experiments were carried out inside a scanning electron microscope (SEM), a Hitachi 4100S equipped with electrical feedthroughs. Due to the interaction with the electron beam of the microscope, however, a proper measurement of I N W could not be performed while taking SEM images. Fig.2 shows a sequence of such images taken during the Joule-assisted annealing procedure for a representative device. V th and, correspondingly, I th were first applied to the left metal strip and gradually increased in small steps while continuously taking SEM snapshots of the NW device. No effect was observed up to I th ≈ 18 mA. Above this threshold, a nickel silicide phase was seen to emerge from the heated contact as shown in Fig.2(b) and Fig.2(c) , where the silicide phase can be easily distinguished from pure Si by virtue of its brighter contrast. This demonstrates the effectiveness of Joule annealing to promote the silicidation process. After having diffused into the NW section below the contact, the Ni atoms begin to diffuse along the NW longitudinal axis, forming a nickel silicide phase protruding from the metal strip. The SEM images show as well that the silicon/silicide interface remained sharply defined all along the silicidation process, consistent with earlier reports where standard annealing techniques had been employed 11, 12 .
The heating current was increased up to I th = 20 mA corresponding to a current density J th ≈ 3 × 10 11 A/m 2 , close to the maximum current density typically achieved in these nickel strips before the observation of an electrical breakdown due to electromigration (J max th ≈ 4 × 10 11 A/m 2 ). The silicide phase was found to protrude only up to a distance of 150−200 nm from the heated contact. This self-limited protrusion can be ascribed to the locality of the generated heat and to the substrate acting as a thermal sink. In fact, as the silicide front moves away from the heated contact, it cools down due to heat losses towards the substrate. Its progression ceases when the temperature at the silicide/silicon interface becomes too low to further promote the diffusion of the Ni atoms into the Si NW. We expect that, during the Joule-assisted silicidation, the temperature at the silicide/silicon interface is close to the minimum temperature required for silicide formation (∼ 250
• C) 21 . As a result, the most favourable silicide phase near the silicide/silicon is presumably Ni 2 Si.
The heating voltage V th was successively applied to the right metal strip. The corresponding Joule annealing process was deliberately interrupted before reaching the complete silicidation of the NW segment between the contacts. In this way, a short Si channel could be formed between the silicide sections as shown in Fig.2(e) . Besides enabling some degree of control over the device channel length, real-time SEM imaging allowed us to identify the characteristic time scales underlying the Joule-assisted silicidation process. In fact, Fig.2(d) and Fig.2 (e) were recorded with a delay of six minutes at a constant value of the heating current (I th = 20 mA). More SEM images were also taken between these two snapshots in order to follow the intermediate evolution of the silicidation process (see Supporting Information). The acquisition of each SEM image required about 20 s. From the sequence of SEM images we inferred that, following the last step in I th , the silicide front moved at a velocity of the order of 10 nm/min. This relatively slow dynamics imposes no stringent requirements on the rapidity of a feedback control on the silicidation process.
To allow the implementation of such a feedback control, based on the measurement of I N W , the Joule annealing experiments were eventually performed in a vacuum chamber (∼ 10 −6 mbar) at ambient temperature and in dark conditions. Performing the silicidation in vacuum prevented the oxidation of the Ni strips and of the Si NW. We illustrate the Joule annealing technique with an example on a representative device. To begin with, V 1 and V 2 were applied to the left nickel strip, and both of them were initially set to 1 V in order to impose a bias voltage V N W = 1 V across the Si NW. Because as-deposited contacts have very high resistances (exceeding 10
11 Ω), the resulting current was found to be below the measurement noise level as shown in Fig.3(a) . As for the previously discussed experiments, V th (and, with it, I th ) was increased from 0 to typical voltages of ∼1.5 V, in small (∼50 mV) steps (the precise magnitude of these steps was found to be relatively unimportant, especially during the initial phase of the Joule annealing process). Meanwhile, (V 1 + V 2 )/2 was kept equal to 1 V in order to maintain an approximately constant bias across the Si NW. A measurable increase in the NW current was observed for I th > 19 mA denoting the onset of silicidation. Above this threshold, I N W was found to increase with I th due to the protrusion of the silicide phase along the NW axis. At I N W ∼1 nA, the heating current was turned off by abruptly bringing V th to zero and I N W quickly dropped to about 30 pA, i.e. just above the instrumental noise level. This dramatic drop is a clear signature of thermally-activated transport, with a predominant contribution from the thermionic emission of holes over the Schottky barrier at the silicide/silicon interface ( Fig.3(b) ). In fact, following the removal of the heating current, temperature returned back to ambient conditions leading to the observed drop in I N W .
After the first annealing step the roles of the two metal strips were exchanged to promote the silicidation of the right contact ( Fig.3(c) ). As for the first annealing process, we set V N W ≈ (V 1 + V 2 )/2 = 1 V and increased V th in small steps. After the last step, i.e. for I th = 21 mA, I N W began to rise steeply with time up to about 75 nA. At that stage, V th was abruptly brought back to zero to prevent I N W from growing even further and the Si NW channel from being entirely converted into silicide. Contrary to what observed in the annealing of the left contact ( Fig.3(a) ), following the removal of the heating current, I N W remained roughly constant denoting a clear insensitivity to temperature ( Fig.3(e) ). We explain this experimental finding as follows. At the beginning of the second annealing process, I N W is essentially dominated by the thermionic emission of holes over the reversely-biased Schottky barrier at the right silicon/silicide interface ( Fig.3(d) ), this transport mechanism being favored by the locally enhanced temperature. As the silicon/silicide interface approaches the other silicide/silicon interface, previously formed from the silicidation of the left contact, the electric field in the silicon channel, F = V N W /L, increases as a result of the shrinking channel length, L. This electric field leads to an increasing contribution from thermally-assisted tunneling processes across the triangular-shaped Schottky barrier. Consequently, the effective barrier height lowers as L gets shorter. In the limit of very short channel lengths, thermal activation becomes no longer necessary to promote tunneling and transport. This limit is reached at the end of the annealing process shown in Fig.3(f) . According to the Fowler-Nordheim model, I N W is expected to grow proportionally to L −2 exp(−α × L), with α being a fixed parameter that depends on material and geometrical properties. This explains the observed current shoot-up and the fact that I N W does not drop when Joule heating is switched off.
The Joule annealing technique illustrated in Fig.3 was applied to 15 Si NW devices. Each time, the maximum NW current, max[I N W ], reached during the second annealing process and measured just before switching off the heating current, was varied in order to obtain devices with different channel lengths, measured a posteriori by SEM. The correlation found between L and max[I N W ] is shown in Fig.4(a) . In the limit of relatively large L (i.e. for L ≥ 50nm) the measured max[I N W ] is dominated by the thermionic emission of holes over the reverse-biased Schottky barrier at the 'heated' contact. The effective barrier lowering due to tunneling has little relevance in this case which explains why max[I N W ] is essentially independent of L. For L < 50 nm, however, the contribution from Fowler-Nordheim tunneling becomes important and max[I N W ] increases steeply when L gets shorter. Therefore, the data points for L < 50 nm provide a calibration curve that can be used to fabricate short-channel devices with well-controlled channel length. This fabrication approach does not require real-time SEM imaging. Moreover it is of much simpler implementation and it can yield extremely short channel lengths hardly measurable by SEM. In fact we were able to reproducibly obtain NW devices with channel lengths below 10 nm. One of such devices is shown in the inset of Fig.4(a) . We estimate a silicon channel length of 8 ± 5 nm, where the uncertainty comes mainly from SEM resolution. The current-voltage (I − V ) characteristics of all devices were measured both before and after the Jouleassisted annealing of the contacts. Some representative results are reported in Fig.4(b) . Before the annealing, all of the devices basically showed no conduction, with resistances exceeding 10 11 Ω. Annealed devices with relatively long silicon channel exhibited measurable conduction only for bias voltages larger than a few hundred mV. This is the case of the red trace in Fig.4(b) which was obtained for a device with a 40-nm-long silicon channel. The onset of conduction at relative large bias voltages can be ascribed to the electric-field enhancement of tunneling processes, which are dominated by hole tunneling through the silicon/silicide Schottky barrier. In the case of short-channel devices, on the other hand, tunneling was found to occur also for small bias voltages leading to almost linear characteristics with zero-bias resistances decreasing with L (see the inset of Fig.4(b) ). Representative I-V characteristics are shown for L = 8 and 24 nm, with corresponding resistances of 22 and 160 MΩ, respectively.
II. CONCLUSIONS
We have demonstrated a technique based on Jouleassisted silicidation allowing the realization of wellcontrolled tunnel devices from single Si NWs. Although this technique has been implemented using undoped Si NWs and nickel contacts, we believe it could be readily applied also to doped Si NWs. In the presence of doping, the protrusion of the metal silicide into the nanowire is expected to push away the doping impurities forcing them to pile up next to the silicide front edge 22 . This phenomenon can produce a significant narrowing of the Schottky barrier such that relatively low device resistances can be achieved even for relatively long channel lengths. The capability of our technique to controllably attain device channel lengths below 10 nm could as well open an interesting route towards short-channel, single-dopant devices whose operation stem from resonant tunneling through individual doping impurities. Finally, our Joule annealing technique could be used for any type of contacting metal capable of forming a silicide phase. For instance, we have tested our technique also for Pt contacts to Si NWs and short-channel PtSi/Si/PtSi heterostructures could be obtained. The versatility of the Joule annealing technique may yield new control over a wide class of devices such as Ge/Si coreshell structures 14 with NiSi x Ge y contacts, high-mobility Ge channels 23 with copper germanide contacts; Si NWs with manganese silicide contacts 24 (possibly relevant for spintronics), or cobalt-silicide contacts (relevant also for hybrid superconductor-semiconductor devices). We further believe that our technique could as well be applied to other semiconductor nanostructures (e.g. III-V semiconductor nanowires) for which contact fabrication requires a thermal alloying process (e.g. AuGe contacts to GaAs).
III. EXPERIMENTAL SECTION
Device fabrication. The Si NWs were grown by chemical vapor deposition via a catalytic vapor-liquidsolid method 25 (growth details were given in an earlier work 26 ). After growth, the Nws were dispersed on a heavily doped silicon substrate (to be used as a back gate) capped with a 300-nm-thick thermal oxide layer, and they were individually contacted with e-beam lithography by pairs of 120-nm-thick nickel electrodes deposited by e-beam evaporation. Prior to the deposition step the native oxyde was removed by a 5s dip into a solution of buffered hydrofluoridric acid (BHF). To enable the application of a heating electrical current, each nickel electrode was designed in the shape of a 500-nm-wide and 3-µm-long strip whose edges are connected to outer Cr(10 nm)/Au(65 nm) bonding pads via progressively wider nickel metal lines defined in the same metal deposition step.
Temperature estimation. where ∆T is the local incremental temperature (with respect to room temperature), ρ is the electrical resistivity of nickel, J th is the heating current density, κ and d (κ sub and t) are the thermal conductivity and thickness of the nickel strip (substrate surface oxide), respectively. With the parameters of our experiment (ρ ≈ 0.17Ω · µm, κ = 90W/m· K, κ sub = 0.3W/m· K, d = 300nm, and t = 120nm) we find that, away from the strip mid point, ∆T falls off on a characteristic length L th = tdκ/κ sub ∼ 3.3µm, comparable to the total strip length. Thus an efficient Joule annealing can be expected whenever the misalignment between the position of the NW/strip contact and the strip mid point is smaller than a few hundred nm, i.e. much less than L th . This condition was easily fulfilled in all the fabricated devices.
